

CONTENT	SHEET
Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals	3
Intel LGA775 CPU - Power	4
Intel LGA775 CPU - GND	5
Intel Broadwater - CPU	6
Intel Broadwater - Memory	7
Intel Broadwater - PCI Express	8
Intel Broadwater - GND	9
ICH8	10-12
DDR2 DIMM 1 , 2 , 3 & 4	13~15
Clock Gen ICS9LPR502	16
W83627DHG / LPC / FDD / TPM	17
PS2 / LPT / COM Port	18
SATA / RTC / FAN Control	19
LAN - NINEVEH/EKRON	20
Azalia Codec (ALC883)	21
PCIE X16 & X1 SLOT	22
PCI SLOT 1 & 2	23
ATX, IDE Connector & F_Panel	24
USB Connectors	25
IEEE1394-VIA6307	26
MS7 ACPI Controller/AMT Power	27-28
VRD 11 - ISL6312 (4 Phases)	29
VGA Connector	30
GPIO & JUMPER SETTING	31
Revision History	32
Manual Parts	33
Power Delivery / PWOK / Reset Map	34~36

MS-7276 uATX Version: 10

CPU: Intel Pentium 4 Cedar Mill / Prescott , Pentium D Smithfield / Presler and Conroe family processors in LGA775 Package.

System Chipset:

Intel BroadwaterG965/Q965 (North Bridge)
Intel ICH8DO / DH (South Bridge)

On Board Device:

BIOS -- SPI Flash 8M
Azalia Codec -- ALC883
LPC Super I/O -- W83627DHG
LAN -- NINEVEH/EKRON
CLOCK Gen -- ICS 9LPR502 (56pin)
1394 Controller -- VT6307 (2-port)
Hi-USB to PATA Bridge -- JM20335

Main Memory:

Dual-channel DDR-II * 4 (Max 4GB)

Expansion Slots:

PCI EXPRESS X16 SLOT *1
PCI EXPRESS X1 SLOT * 1
PCI SLOT * 2


Intersil PWM:

Controller: Intersil ISL6312 (4 Phases)
Driver: Intersil ISL6612

Option	Function	Orcad Configure	BOM
STD	Broadwater/ICH8/W83627DHG/ALC883/82566DM/USB to IDE	cfg-STD	601-7276-A10
OPT:B	Broadwater/ICH8/W83627DHG/ALC883/82562V/USB to IDE	cfg-82562V	601-7276-A20
OPT:C	G965/ICH8DH/W83627DHG/ALC883/82566DC/JM20335	cfg-82566DC	601-7276-01S
OPT:D	Q965/ICH8DO/W83627DHG/ALC883/82566DM/JM20335	cfg-STD	601-7276-03S


MICRO-STAR INT'L CO.,LTD			
MS-7276			
Size Custom	Document Description COVER SHEET	Rev 11	
Date: Monday, October 09, 2006	Sheet	1	of 36

Block Diagram



Board Stack-up


(1080 Prepreg Considerations)



Single End 50ohm Top/Bottom : 4mils
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15
 SATA - 95ohm : 15/4/8/4/15
 LAN - 100ohm : 15/4/8/4/15
 PCIE - 95ohm : 15/4/8/4/15
 IEEE1394 - 110ohm : 15/4/9/4/15
 IDE : 15/4/8/4/15

Board Stack-up

(2116 Prepreg Considerations)



Single End 60ohm Top/Bottom : 5mils
 IEEE1394 - 110ohm Top : 5/7/5
 PCIE, LAN, SATA - 100ohm Top : 5/6/5
 USB2.0 - 90ohm Top : 7.5/7.5/7.5






MICRO-STAR INT'L CO.,LTD





MS-7276

Size	Document Description	Rev
Custom	BLOCK DIAGRAM	11
Date: Monday, October 09, 2006	Sheet 2 of 36	


CPU SIGNAL BLOCK




MICRO-STAR INT'L CO.,LTD			
MS-7276			
Size	Document Description	Rev	
Custom	LGA775 - SIGNALS	11	
Date: Monday, October 09, 2006	Sheet	3	of 36



MICRO-STAR INT'L CO.,LTD			
MS-7276			
Size Custom	Document Description LGA775 - POWER		Rev 11
Date: Monday, October 09, 2006		Sheet 4 of 36	





MICRO-STAR INT'L CO.,LTD

MS-7276



Size	Document Description
------	----------------------

Broadwater - Memory


Date: Monday, October 09, 2006

Sheet 7 of 36




Date: Monday, October 03, 2000	Sheet	7	of	30
2	1			










ALL COMPONENTS CLOSE TO ICH8
Trace length is less than 3inches to ICH8.



GPIO



5VREF & 5VREF_SUS Sequencing Circuit




ICH 8
PART 3/3




MICRO-STAR INT'L CO.,LTD			
MS-7276			
Size	Document Description	Rev	
Custom	ICHB - POWER	11	
Date: Monday, October 09, 2006		Sheet	12 of 36




DDRII DIMM_A1



SMBCLK_DDR R64 33R/2
SMBDATA_DDR R67 33R/2




DDRII DIMM_A2



MICRO-STAR INT'L CO.,LTD		
MS-2726		
Size	Document Description	Rev
Custom	DDR II DIMM 1 & 2	11
Date: Monday, October 09, 2006		Sheet 13 of 36




DDRII DIMM_B1



ADDRESS: 010
0xA4

SMBCLK_DDR
SMBDATA_DDR 13



DDRII DIMM_B2



MICRO-STAR INT'L CO.,LTD


MS-7276

Size	Document Description	Rev
Custom	DDR II DIMM 3 & 4	11





Date: Monday, October 09, 2006

Sheet 14 of 36







CHANNEL A V_SM_VTT
DECOUPLING CAPS




CHANNEL B V_SM_VTT
DECOUPLING CAPS




Clock Generator - ICS9LPR502



BSEL[0..2] Level Shift



BSEL			TABLE
2			
0	0	0	266 MHz (1066)
0	0	1	133 MHz (533)
0	1	0	200 MHz (800)



MICRO-STAR INT'L CO.,LTD

MS-7276

Size Custom	Document Description Clock Gen ICS9LPR502	Rev 11
Date: Monday, October 09, 2006		Sheet 16 of 36

Top View Pin Connections:

Pin	Function
1	RIA#
2	OCDA#
3	DSRA#
4	SINA
5	CTSA#
6	NRSTA
7	NSOUTA
8	NDTRA
9	NRSA#
10	NSOUTA
11	NDTRA
12	NSINA
13	NSOUTA
14	NDTRA
15	NRSTA
16	NRSA#
17	CTSA#
18	SINA
19	DSRA#
20	OCDA#

Bottom View Pin Connections:

Pin	Function
1	NRSTA
2	NSOUTA
3	NDTRA
4	NSINA
5	NSOUTA
6	NDTRA
7	NRSTA
8	NSOUTA
9	NDTRA
10	NSINA
11	NSOUTA
12	NDTRA
13	NRSTA
14	NSOUTA
15	NDTRA
16	NSINA
17	NSOUTA
18	NDTRA
19	NRSTA
20	NSOUTA

Power and Ground Connections:

- 12VCOM:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, and 20.
- 12VCOM:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, and 20.
- KBGND:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, and 20.
- KBGND:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, and 20.

[illegible]

Pinout diagram of the LPT1A connector. The diagram shows a 25-pin connector with pins numbered 1 to 25. Pins 1-13 are on the left, and pins 14-25 are on the right. Pin 1 is RSTB#, pin 2 is PD0, pin 3 is PD1, pin 4 is PD2, pin 5 is PD3, pin 6 is PD4, pin 7 is PD5, pin 8 is PD6, pin 9 is PD7, pin 10 is RACK#, pin 11 is RBUSY, pin 12 is RPE, and pin 13 is RSLCT. Pins 14-25 are: pin 14 is KBGND, pin 15 is RAFD#, pin 16 is RERR#, pin 17 is RINIT#, pin 18 is SLIN#, pin 19 is FB6, pin 20 is OR, pin 21 is RSLIN#, pin 22 is KBGND, pin 23 is KBGND, pin 24 is KBGND, and pin 25 is KBGND. The diagram also shows a 5V supply at pin 1 and a 5V supply at pin 25.

The schematic diagram shows the JKBMS1 module (CONN-KB_MS) connected to an MCU. The MCU provides four signals: MSDAT# (pin 1), MSCLK# (pin 2), KBDAT# (pin 3), and KBCLK# (pin 4). The module is powered by RUSB_VCC (pin 10) and ground (KBGND, pins 7, 9, 11, 13, 15). The module has four feedback resistors (FB1, FB2, FB3, FB4) connected to pins 5, 6, 8, and 10 respectively. It also has a 1k resistor (R8) connected to pin 12 and a 100ohm resistor (X_L800hm_3A_0805) connected to pin 14. The module is powered by a 1.6V regulator (C6) and a 1.6V capacitor (C5). The module is labeled JKBMS1 CONN-KB_MS.









MS-7276


Rev	11
-----	----

Date: Monday, October 09, 2006 Sheet 18 of 36


SATA CONNECTOR BLOCK




CPU FAN




POWER FAN



SYSTEM FAN




RTC BLOCK




Rev
11

ALC883 CODEC




Azalia Front Audio Connector




Place those component close to
audio connector.


ALC883 JACK




ALC883 JACK DETECT



SPDIF_OUT



AUDIO CODE REGULATORS




MICRO-STAR INT'L CO.,LTD


MS-7276

Size Custom	Document Description Azalia CODEC(ALC883)	Rev 11
Date: Monday, October 09, 2006		Sheet 21 of 36

PCI EXPRESS 16-PORT



PCI EXPRESS 1-PORT




MICRO-STAR INT'L CO.,LTD

MS-7276


Size	Document Description	Rev
Custom	PCI-E X16 & PCI-E X1 Slot	11
Date: Monday, October 09, 2006	Sheet 22 of 36	

PCI SLOT 2 (PCI VER: 2.2 COMPLY)



```
IDSEL = AD17
MASTER = PREQ#1
PIRQ#B
```









PCI SLOT DECOUPLING CAPACITORS




MS-7276

Size Custom	Document Description PCI Slot 1 & 2	Rev 11
Date: Monday, October 09, 2006		Sheet 23 of 36


Hi-Speed USB to PATA Bridge




Front Panel




BUZZER



ATX CONNECTOR



IDE LED



SERIAL ATA LED




MICRO-STAR INT'L CO.,LTD


MS-7276

Size	Document Description	Rev
Custom	ATX, IDE Connector & F_Panel	11
Date: Monday, October 09, 2006	Sheet 24 of 36	


POWER CIRCUIT FOR USB PORT 0,1,2,3




POWER CIRCUIT FOR USB PORT 4,5




POWER CIRCUIT FOR USB PORT 6,7




REAR USB CONNECTOR FOR USB PORT 0,1




FRONT USB CONNECTOR FOR USB PORT 6,7




FRONT USB CONNECTOR FOR USB PORT 4,5




REAR USB CONNECTOR FOR USB PORT 2,3



FRONT USB CONNECTOR FOR USB PORT 8,9




*Bom note:
If stuff IDE, then FUSB PORT8,9
should be emptied





layout時應注意：將PGND與GND，在第三層用兩個50mil的通道相連

IEEE-1394



10,23 AD[31:0] AD[31:0]
10,23 C_BE#[3:0] C_BE#[3:0]

AD31	97	AD31	97
AD30	98	AD30	98
AD29	99	AD29	99
AD28	100	AD28	100
AD27	101	AD27	101
AD26	102	AD26	102
AD25	103	AD25	103
AD24	104	AD24	104
AD23	105	AD23	105
AD22	106	AD22	106
AD21	107	AD21	107
AD20	108	AD20	108
AD19	109	AD19	109
AD18	110	AD18	110
AD17	111	AD17	111
AD16	112	AD16	112
AD15	113	AD15	113
AD14	114	AD14	114
AD13	115	AD13	115
AD12	116	AD12	116
AD11	117	AD11	117
AD10	118	AD10	118
AD9	119	AD9	119
AD8	120	AD8	120
AD7	121	AD7	121
AD6	122	AD6	122
AD5	123	AD5	123
AD4	124	AD4	124
AD3	125	AD3	125
AD2	126	AD2	126
AD1	127	AD1	127
AD0	128	AD0	128
C_BE#3	107	C_BE#3	107
C_BE#2	108	C_BE#2	108
C_BE#1	109	C_BE#1	109
C_BE#0	110	C_BE#0	110



Stuff for VT6307
Empty for VT6308

Stuff for VT6308


For VT6307

Stuff for VT6308



Stuff for VT6308

1394-EEPROM 24C02


REAR 1394 PORT




FRONT 1394 PORT





DDR II VTT POWER



DDR II 1.8V POWER...25A



V_1P25_CL_MCH (3.8A)



MICRO-STAR INT'L CO.,LTD




MS-7276

Size	Document Description	Rev
Custom	MS7 ACPI Controller	11
Date: Monday, October 09, 2006	Sheet 28 of 36	


Voltage Regular Module

N-P0903BDG_TO252
P75N02LDG/TO252
C100U2SP
CD560U4OS-2
1800UF/6.3V
0.25uH/40A
CH-1.1U25A-LF
CD1000U16EL20-2

mosfet/n-channel,P0903BDG,SMT/TO252,Rds(on)=9.5m (10V/25A),Vgs(on)=1-3V,Id=50A,Ciss=1800pf,Qg=50nC,Vds=25V,Vgs= 20V,RoHS compliance
mosfet/n-channel,P75N02LDG,SMT/TO252,Rds(on)=7m (10V/30A),Vgs(on)=1-3V,Id=75A,Ciss=5000pf,Qg=140nC,Vds=25V,Vgs= 20V,RoHS compliance
ESR<12m ,Ripplecur<2350mA,105C, longlife change from 2000hrs to 3000hrs ,KZJ
CAP,OS-CON,560uH/4V,DIP-2/8*9/3.5mm,ESR<7mohm,Ripplecur.=6100mA ,Lc. <500uA,SPEC series,RoHS compliance
IND CHOKE,0.25uH,20%,DIP/8.5mm,40A,0.6mOhm,, ,PEW,FERRITE,SQUARE,RoHS COMPLIANCE
IND CHOKE,1.1uH,20%,DIP/9mm,25A,1.4mOhm,5.5T,0.9mmx3,PEW,IRON,,LEAD FREE
CAP,EL,1000u,16V,Dip-8x20/3.5mm,20%,12mOhm,2350mA,105C,3000hrs,RoHS COMPLIANCE




OS-CON Capacitors





SP Capacitors

EL Capacitors





MICRO-STAR INT'L CO.,LTD			
MS-7276			
Size	Document Description	Rev	
Custom	VRD11 - ISL6312 4Phase	11	
Date: Monday, October 09, 2006	Sheet	29	of 36

Video Connector



EMI Reserved



ICH8

GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Signal Name	
GPIO[0]	unmuxed		I/O	Core	Y	Y	3.3V	GPI	SIO_SMI#	
GPIO[1]	TACH1		I/O	Core	Y	Y	3.3V	GPI	SFAN_TACH	
GPIO[5:2]	PIRQ[H:E]#		I/OD	Core	Y	Y	5V	GPI	PIRQ#[H:E]	
GPIO[7:6]	TACH[3:2]		I/O	Core	Y	Y	3.3V	GPI	GPIO_[7:6]	
GPIO[8]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	SIO_PME#	
GPIO[9]	WOL_EN		I/O	Resume	Y	Y	3.3V	Native	GPIO_9	
GPIO[10]	CLGPIO1		I/O	Resume	Y	Y	3.3V	GPI	GPIO_10	
GPIO[11]	SMBALERT#		I/O	Resume	Y	Y	3.3V	Native	SMB_ALERT#	
GPIO[12]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	ATADET0	
GPIO[13]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	CLEAR_CMOS#	
GPIO[14]	CLGPIO2		I/O	Resume	Y	Y	3.3V	GPI	GPIO_14	
GPIO[15]	unmuxed		I/O	Resume			3.3V	GPO		
GPIO[16]	unmuxed		I/O	Core			3.3V	GPO		
GPIO[17]	TACH0		I/O	Core	Y		3.3V	GPI	CFAN_TACH	
GPIO[18]	unmuxed		I/O	Core			3.3V	GPO		
GPIO[19]	SATA1GP		I/O	Core	Y		3.3V	GPI	GPIO_19	
GPIO[20]	unmuxed		I/O	Core			3.3V	GPO		
GPIO[21]	SATA0GP		I/O	Core	Y		3.3V	GPI	GPIO_21	
GPIO[22]	SCLOCK		I/O	Core	Y		3.3V	GPI	GPIO_22	
GPIO[23]	LDRQ1#		I/O	Core	Y		3.3V	Native	LDRQ_1#	
GPIO[24]	CLGPIO0		I/O	Resume			3.3V	GPO		
GPIO[25]	unmuxed		I/O	Resume			3.3V	Native	FRONT_IO#	
GPIO[26]	S4_STATE#		I/O	Resume			3.3V	GPO		
GPIO[27]	EL_STATE0		I/O	Resume			3.3V	GPO		
GPIO[28]	EL_STATE1		I/O	Resume			3.3V	GPO		
GPIO[29]	OC5#		I/O	Resume	Y		3.3V	Native	OC#2	
GPIO[30]	OC6#		I/O	Resume	Y		3.3V	Native	OC#3	
GPIO[31]	OC7#		I/O	Resume	Y		3.3V	Native	OC#3	
GPIO[32]	unmuxed		I/O	Core			3.3V	GPO	SPI_WP#	
GPIO[33]	unmuxed		I/O	Core			3.3V	GPO	SPI_HOLD_GPO#	
GPIO[34]	unmuxed		I/O	Core			3.3V	GPO		
GPIO[35]	SATACLKREQ#		I/O	Core			3.3V	GPO		
GPIO[36]	SATA2GP		I/O	Core	Y		3.3V	GPI	GPIO_36	
GPIO[37]	SATA3GP		I/O	Core	Y		3.3V	GPI	GPIO_37	
GPIO[38]	SLOAD		I/O	Core	Y		3.3V	GPI	GPIO_38	
GPIO[39]	SDATAOUT0		I/O	Core	Y		3.3V	GPI	GPIO_39	
GPIO[43:40]	OC[4:1]#		I/O	Resume	Y		3.3V	Native	OC#1;OC#2	
GPIO[47:44]	NA		NA	NA			NA	NA	Not implemented	
GPIO[48]	SDATAOUT1		I/O	Core	Y		3.3V	GPI	GPIO_48	
GPIO[49]	CPUPWRGD		I/O	V_CPU_IO				CPU	Native	H_PWRGD
GPIO[50]	REQ1#		I/O	Core	Y		5.5V	Native	PREQ#1	
GPIO[51]	GNT1#		I/O	Core			3.3V	Native	PGNT#1	
GPIO[52]	REQ2#		I/O	Core	Y		5.5V	Native	PREQ#2	
GPIO[53]	GNT2#		I/O	Core			3.3V	Native	PGNT#2	
GPIO[54]	REQ3#		I/O	Core	Y		5.5V	Native	PREQ#3	
GPIO[55]	GNT3#		I/O	Core			3.3V	Native	PGNT#3	

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD20	PCI_CLK1
PCI Slot 2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PREQ#1 PGNT#1	AD21	PCI_CLK2
1394	PIRQ#D	PREQ#3 PGNT#3	AD22	1394_PCLK

PCI RESET DEVICE

Signals	Target
PCIRST#1	PCI_E X16 & PCI_E X1
PCIRST#2	SIO, 1394, FWH, TPM
PCIRST#3	PCI SLOT1&2,
PCIRST_ICH8#	MS7
HD_RST#	Primary IDE

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	MCLK_A0/MCLK_A#0 MCLK_A1/MCLK_A#1 MCLK_A2/MCLK_A#2
DIMM 2	A1H	MCLK_A3/MCLK_A#3 MCLK_A4/MCLK_A#4 MCLK_A5/MCLK_A#5
DIMM 3	A2H	MCLK_B0/MCLK_B#0 MCLK_B1/MCLK_B#1 MCLK_B2/MCLK_B#2
DIMM 4	A3H	MCLK_B3/MCLK_B#3 MCLK_B4/MCLK_B#4 MCLK_B5/MCLK_B#5

JUMPER SETTING

JBAT1	(1-2) NORMAL	(2-3) CLEAR
--------------	--------------	-------------

0A modify 10 change list

- 1. Add R536 for SLP_M
- 2. Q30.C connect to U8.10
- 3. change VTT_DDR driven from VCC_DDR
- 4. modify ALC883 circuit to meet the Vista "premium" SPEC
- 5. 1394 circuit modify, change net name from "VDD" to "P3VD" (page 26)
- 4. modify ALC883 circuit to meet the Vista "premium" SPEC
- 5. modify JM20335 circuit (page 24)
- 6. modify SMBLINK and SMBCLK/DATA circuit (page 11)
- 7. add C469 C539 for margin (page 12)
- 8. add R564 and R563 for ICS (page 16)
- 9. CPU FAN mornitor from AUXFANOUT change to CPUFANOUT1 (page 17)
- 10. add R566 and R567 for JM20335 (page 25)
- 11. modify V_FSB_VTT circuit (page 27)
- 12. change R51 R3 R62 R10 to 0ohm for power team solution (page 29)
- 13. modify V_1P5_ICH circuit from Vcc3 change to VCC_DDR (page 27)
- 14. Add Q54 and Q53 for S3 sequence (page 27)
- 15. reserve R522 R523 R575 R576 預防逆向電流 (page 27)
- 16. add R578 R579 R580 R581 R582 R583 for 48M and 14M pull high and pull down (page 16)
- 17. Add C606 C607 for EMI (page 30)
- 18. Add R584 R585 R586 for option USB OC# function (page 25)
- 19. change C369 and C371 footprint to 0805 (page 20)
- 20. change 1394`s PCIREST to PCIREST_ICH8 (page 26)

10 modify 11 change list

- 1. change 1394`s IRQ to PIRQ#E (page 26)
- 2. modify JM20335 circiut (page 24)
- 3. Add C498 and C500 for EMI (pang 29)
- 4. change R578 R579 R582 pull high to VCC3V (page 16)
- 5. Add C507 between USB8+ and USB8- (pang 25)
- 6. Add C508 between GNDF and PGND for EMI (pang 21)
- 7. Add R591 for winbond AP note (pang 17)